x
Vivek Sarkar

Main menu

Skip to content
  • Home
  • Bio
  • Research
    • Current Projects
    • Publications
      • X10 Parallel Language
      • Habanero Parallel Software
      • Jikes Research Virtual Machine
      • Partitioning & Scheduling
      • Array SSA Form
      • Memory Consistency Models
      • Parallel Program Graphs
      • Register Allocation
      • ASTI: Loop Optimizations
      • PTRAN: Auto-Parallelization
      • Sisal: Auto-Parallelization
    • Students & Postdocs
    • Research Collaborators
    • Past Projects
  • Courses
  • Activities
    • Professional Committees
    • Invited Talks & Panels
    • Professional Awards
    • Conference Tutorials
    • News

Past Projects

  • Multiscale Systems Center (MuSyC)
  • Platform-Aware Compilation Environment (PACE)
  • X10
  • Jikes Research Virtual Machine
  • Raw Architecture Workstation
  • Register Allocation
  • ASTI: High-level Optimizations of Loops and Data for Locality and Parallelism
  • PTRAN: Automatic Parallelization of Sequential Code
Navigation
  • Home
  • Bio
  • Research
    • Current Projects
    • Publications
      • X10 Parallel Language
      • Habanero Parallel Software
      • Jikes Research Virtual Machine
      • Partitioning & Scheduling
      • Array SSA Form
      • Memory Consistency Models
      • Parallel Program Graphs
      • Register Allocation
      • ASTI: Loop Optimizations
      • PTRAN: Auto-Parallelization
      • Sisal: Auto-Parallelization
    • Students & Postdocs
    • Research Collaborators
    • Past Projects
  • Courses
  • Activities
    • Professional Committees
    • Invited Talks & Panels
    • Professional Awards
    • Conference Tutorials
    • News
© Vivek Sarkar